PTR9018PA

Bluetooth Low Energy System on Module with PA Embedded Cortex™ MO 32 bit processor

The PTR9018PA ultra-low power Bluetooth Low Energy/2.4GHz Proprietary Multi-protocol modules based on the nRF51822 from Nordic Semiconductor. The module with an ARM® Cortex™ M0 32 bit processor, embedded 2.4GHz transceiver, and integrated antenna, provide a complete solution with no additional RF design, allowing faster time to market, while simplifying designs, reducing BOM costs, also reduce the burden of Regulatory approvals to enter the world market. Making you more quickly into the Bluetooth smart application and remove the worries.

Features

- System on Module(SOM) base on Nordic nRF51822
- ➤ Bluetooth Low Energy/2.4GHz Proprietary Multi-protocol support
- Complete Bluetooth Low Energy stack/profiles solution (Bluetooth 4.x and Higher)
- ➤ ARM® CortexTM-M0 32 bit processor, 256 kB flash memory, 16 kB RAM
- ➤ 2.4 GHz transceiver, Max TX Power +20 dBm, -93 dBm sensitivity@BLE
- > 31 General Purpose I/O, Configurable mapping Pins, Simple layout of external application
- ➤ Internal RC Oscillator 32.768 kHz(± 250 ppm).
- Flexible real-time counter and Two 16 bit and one 24 bit timers with counter mode
- > AES Coprocessor, Random Number Generator, Watchdog Timer, Temperature sensor
- Rich set of Peripheral: ADC, SPI, 2-wire, and UART. Programmable Peripheral Interconnect (PPI)
- ➤ Internal RC Oscillator 32.768 kHz(± 250 ppm).
- Small size about 22.7mmx17.5mm x2mm.


Typical Applications:

- 2.4 GHz Bluetooth low energy systems
- Proprietary 2.4 GHz systems
- Sports and leisure equipment
- Mobile phone accessories
- Health Care and Medical
- - Consumer Electronics, Game pads
- Human Interface Devices, Remote control
- Building environment control / monitoring
- RFID, Security Applications
- Bluetooth Low Energy GateWay
- - iBeacons™, Eddystone™, Indoor navigation
- Low-Power Sensors
- Connected Appliances
- - Lighting Products
- - Fitness devices
- Wearables


Quick Specifications:

uetooth 4.x and Higher ES-128 400GHz to 2.4835 GHz ESK at 1 Mbps, 2 Mbps data rates 0 dBm @setting nRF51822 0dBn 3 dBm (BLE mode)				
ES-128 400GHz to 2.4835 GHz FSK at 1 Mbps, 2 Mbps data rates 20 dBm @setting nRF51822 0dBn				
400GHz to 2.4835 GHz FSK at 1 Mbps, 2 Mbps data rates 20 dBm @setting nRF51822 0dBn				
FSK at 1 Mbps, 2 Mbps data rates 0 dBm @setting nRF51822 0dBn				
FSK at 1 Mbps, 2 Mbps data rates 0 dBm @setting nRF51822 0dBn				
20 dBm @setting nRF51822 0dBn				
	n output			
3 dBm (BLE mode)				
_ `	-93 dBm (BLE mode)			
IPX interface				
Current Consumption				
	~100 mA			
	~13 mA			
e from Flash	~4.4 mA			
e from RAM	~2.4 mA			
	~2.3 uA			
	~420 nA			
Operating conditions				
	2.7~3.6V			
	-25~+85 °C			
>	c from Flash			

Block diagram:



Pin Description (Top View):



Pin	Name	Description	Note
Pin1	P0.20	Digital I/O	
Pin2	P0.19	Digital I/O	
Pin3	P0.18	Digital I/O	
Pin4	P0.17	NC	Reserved for control
			PA/LNA internal
Pin5	SWCLK	HW debug and flash programming I/O	
Pin6	SWDIO	HW debug and flash programming I/O	
Pin7	P0.16	Digital I/O	
Pin8	P0.15	Digital I/O	
Pin9	P0.14	Digital I/O	
Pin10	P0.13	Digital I/O	
Pin11	P0.12	Digital I/O	
Pin12	P0.11	Digital I/O	A *
Pin13	P0.10	Digital I/O	70
Pin14	P0.09	Digital I/O	
Pin15	P0.08	Digital I/O	
Pin16	P0.07	Digital I/O	
Pin17	P0.06	Digital I/O	
Pin18	P0.05	Digital I/O	
Pin19	P0.04	Digital I/O	
Pin20	P0.03	Digital I/O	
Pin21	P0.02	Digital I/O	
Pin22	P0.01	Digital I/O	
Pin23	P0.00	Digital I/O	
Pin24	P0.30	Digital I/O	
Pin25	P0.29	Digital I/O	
Pin26	P0.28	Digital I/O	
Pin27	P0.27	Digital I/O	
Pin28	P0.26	Digital I/O	
Pin29	P0.25	Digital I/O	
Pin30	P0.24	Digital I/O	
Pin31	P0.23	Digital I/O	
Pin32	P0.22	Digital I/O	
Pin33	P0.21	Digital I/O	
Pin34	VCC	Power Supply	
Pin35	NC		
Pin36	GND	Ground	

Note 1: P0.17 is reserved for PA control internal, so pin4 should be Not connect.

Note 2: An internal $4.7\mu F$ bulk capacitor has been included on the module, it is good design practice to add additional bulk capacitance(e.g 10 μF) as required for your application.

General Purpose I/O:

The general purpose I/O is organized as one port enabling access and control of the 32 available GPIO pins through one port. Each GPIO can be accessed individually with the following user configurable features:

- Input/output direction
- Output drive strength
- Internal pull-up and pull-down resistors
- Wake-up from high or low level triggers on all pins
- > Trigger interrupt on all pins
- All pins can be used by the PPI task/event system; the maximum number of pins that can be interfaced through the PPI at the same time is limited by the number of GPIOTE channels
- All pins can be individually configured to carry serial interface or quadrature demodulator signals

PA control:

A logic signal is needed to enable/disable PA/LNA part, P0.17 is used to achieve this purpose. Set P0.17 to high will enable PA/LNA. Set P0.17 to low will disable PA/LNA to deep sleep mode.

As the most basic use case, simply set the P0.17 to high will enable PA/LNA part always.

If you need to get lower power consumption, you need to accurately control the timing of the PA/LNA when it need to work, in accordance with the provisions of the timing will be closed.

In order to achieve this goal, need to know exactly time to control the PA/LNA. By calling the Notify Radio() function, you can know when the RF activation, resulting in the appropriate timing to control P0.17.

```
#define PIN_9018CTR 17

for (;;

{
    if(m_radio_active_flag)//enable PA
    {
        m_radio_active_flag=0;
        nrf_gpio_pin_set(PIN_9018CTR);//pin 17
        err_code = app_timer_start(m_apps_timer_id, APP_TIMER_TICKS(10, APP_TIMER_PRESCALER) , NULL);//app_timer 10ms
        APP_ERROR_CHECK(err_code);
    }
}
```

```
if(apptimer_timeout_flag)//disable PA

{
    apptimer_timeout_flag=0;
    nrf_gpio_pin_clear(PIN_9018CTR);
}

power_manage();
}
```

We have modified the source code ble_radio_notification.c that provided by nRF51 SDK, to achieve this purpose.

The modified ble_radio_notification.c is located in the directly \nRF51_SDK_9.0.0_2e23562_9018PA_DEMO\components\ble\ble_radio_notification of source code package we provided.

By add the ble_radio_notification.c file to the project, the Radio Notify() function can be used to detect if RF is active, below is the key code for the usage of Radio Notify() function:

```
APP_ERROR_CHECK(err_code);
}
```

The following main function is an example that to show you how to enable PA/LNA part in your project:

```
int main(void)
    uint32_t err_code;
    app_timers_init();
    nrf_gpio_cfg_output(PIN_9018CTR);
    nrf_gpio_pin_set(PIN_9018CTR);
    nrf_delay_ms(2000);
    ble_stack_init();
    gap_params_init();
    services_init();
    advertising_init()
    conn_params_init()
    err_code = ble_advertising_start(BLE_ADV_MODE_FAST);
    APP_ERROR_CHECK(err_code);
    radio_notification_open_init();
    // Enter main loop.
    for (;;)
        if(m_radio_active_flag)//enable PA
```

```
m_radio_active_flag=0;

nrf_gpio_pin_set(PIN_9018CTR);//pin 17

err_code = app_timer_start(m_apps_timer_id, APP_TIMER_TICKS(10, APP_TIMER_PRESCALER) , NULL);//app_timer 10ms

APP_ERROR_CHECK(err_code);
}

if(apptimer_timeout_flag)//disable PA

{
    apptimer_timeout_flag=0;
    nrf_gpio_pin_clear(PIN_9018CTR);
}

power_manage();
}
```


HW debug and flash programming of Module:

The Module support the two pin Serial Wire Debug (SWD) interface and offers flexible and powerful mechanism for non-intrusive debugging of program code. Breakpoints, single stepping, and instruction trace capture of code execution flow are part of this support.

Pin	Flash Program interface	
SWDIO	Debug and flash programming I/O	
SWCLK	Debug and flash programming I/O	

This is the hardware debug and flash programming of module, J-Link Lite support, please refer www.segger.com.

PCB Footprint (Top View):



Ordering Information:

Part Number	Description
PTR9018PA	Bluetooth Low Energy System on Module with PA
PTR9018PA-EVB	Evaluation boards for module, with key, LED, I/O extend, sock
	for coin cell battery.

Absolute Maximum Ratings:

Symbol	Parameter	Min.	Max.	Unit
Vcc_max	Voltage on supply pin	-0.3	3.9	V
VIO_MAX	Voltage on GPIO pins (Vcc > 3.6V)	-0.3	3.9	V
VIO_MAX	Voltage on GPIO pins (Vcc ≤ 3.6V)	-0.3	Vcc + 0.3V	V
Ts	Storage Temperature Range	-40	125	°C

Important Notice:

- Reserves the right to make corrections, modifications, and/or improvements to the product and/or its specifications at any time without notice.
- Assumes no liability for the user's product and/or applications.
- Products are not authorized for use in safety-critical applications, including but not limited to life-support applications.

ATTENTION!

Electrostatic Sensitive Device Observe Precaution for handling.

